- 相關推薦
circuit design 筆試題
在網上搜到的,應該還不是很全吧,歡迎補充:89) 1.please draw the transistor level schematic of a cmos 2 input AND gate and explain which input has faster response for output rising edge.(less delay time)2.please show the CMOS inverter schmatic,layout and its cross sectionwith P-well process.Plot its transfer curve(Vout-Vin) And also explainthe operation region of PMOS and NMOS for each segment of the transfercurve?3.To design a CMOS invertor with balance rise and fall time,please define the ration of channel width of PMOS and NMOS and explain?4.Please draw schematic of a common SRAM cell with 6 transistors,point out which nodes can store data and which node is word linecontrol?5.Please explain how we describe the resistance in semiconductorCompare the resistance of a metal,poly and diffusion in tranditionalCMOS process.
【circuit design 筆試題】相關文章:
中國銀行筆試題回顧,新鮮筆經!11-21
迅雷JAVA廣州站二筆筆試題目分享11-21
大唐移動測試工程師筆經,筆試題目分享11-21
網易筆經11-11
奧美筆經02-23
騰訊筆試題 試題分享02-24
北京埃森折筆試回來,不是筆經的筆經11-21
采購人員筆試題,試題分享02-25
殼牌Shell筆經02-23
五礦筆經11-19